Application Deadline U.S. citizens: 2025-26 Fulbright U.S. Scholar Competition Deadline is Monday, September 16, 2024 at 5 PM EST. Find out more.
Home Country Spain Low Noise Digital and Mixed Signal Design of Integrated Circuits Program Fulbright Visiting Scholar Program Program Country Spain Grant Activity Type Research Discipline Engineering Academic Year 1998-1999 Flex No Scholar type Non-U.S. (Visiting) Scholar Project Title Low Noise Digital and Mixed Signal Design of Integrated Circuits Scholar Information Grantee Jose Gonzalez Jimenez Title Assistant Professor Institution Polytechnic University of Catalonia Department Department of Electronic Engineering Host Institutions Institution University of Arizona Faculty Dr. Olgierd Palusinski Host Department Department of Electrical and Computer Engineering
Low Noise Digital and Mixed Signal Design of Integrated Circuits Program Fulbright Visiting Scholar Program Program Country Spain Grant Activity Type Research Discipline Engineering Academic Year 1998-1999 Flex No Scholar type Non-U.S. (Visiting) Scholar Project Title Low Noise Digital and Mixed Signal Design of Integrated Circuits Scholar Information Grantee Jose Gonzalez Jimenez Title Assistant Professor Institution Polytechnic University of Catalonia Department Department of Electronic Engineering Host Institutions Institution University of Arizona Faculty Dr. Olgierd Palusinski Host Department Department of Electrical and Computer Engineering